changed sample clock to be on-off as opposed to off-on to catch rising edge of clock while reset is asserted