ddr_to_sdr.vhd:
- Changed USE_PHASE_SHIFT type to std_logic due to boolean data type compatiability (or lack of) with Verilog

top.v:
- Fix small errors found during synthesis