shifted ddr by 4 offsets to allocate 1k bytes of ddr per DAC channel