Implementation of 4CPU in Verilog