Enabling shared underlyings for FPGAs