A simple Verilog project for the the Altera BeMicro SDK