A simple RISC-V core, described with Verilog