(TTA) Fix TCL script used to launch RTL simulation.
(TTA) Add generation of dual port RAM using coregen to the Xilinx flow.
(TTA) Fix small error in vector length.