Verilog environment and IP core handling in Perl