updated Verilog 2001 to have all literals
works on some input now