MIPS processor design with pipeline architecture