Reading verilog, reading liberty, creating (partially) the timing analysis topology