Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)