Progress in code generation.

I nailed (more or less) the structure of code generator.

I have to implement translation of processes into exec points and then proceed to generate Verilog/VHDL code from them.
Code gen progress, mostly cosmetic.