added initial xilinx-isim-verilog tests