Added read_ctl

Simple state machine to latch read operations on the wishbone bus.
Set uart_tx rdy based on state
Add read fifo and UART

* Added a read_ctl instansiation to put wishbone reads into the FIFO
* Added a UART to transmit the wishbone reads via UART
* Synthesized a hardware FIFO using smartgen