Added Quartus files, and SystemVerilog starters for each module.
Merge branch 'master' of github.com:benreese0/ECPE174FinalProject

This was to merge things together