MIPS pipelined + cached processor