Changed latency of sb_state shared BRAM to 3

Changed the latency of the sma_corr/xengine/final_acc/sb_state BRAM and the
corresponding delay blocks above it to 3 to fix timing problems in the latest
build.