edid.py: remove SCL delay buffer; downsample SCL 1:64

Debug output:
- D0 and D1 have the lower two bits of the bit counter
- D2 changes each time we sample SCL
- D3 is the raw SCL input