moved vhdl design files in directory 'vhdl'
import verilog des design files from des project
moved vhdl design files in directory 'vhdl'
Merge branch 'master' of https://github.com/tmeissner/cryptocores
initial commit of verilog simulation environment for tdes core
bugfixes to make tdes.v core working correctly