Enlarged secondary V1P8 plane to cover region between TUSB1310A and FPGA. Knitted to other V1P8 plane with large vias. Shrunk V3P3 plane (unnecessarily large) to make room for above enlargement.