Started making cache work (real logic fixes)

Made different wires for partial decodes of nextlevel
Fixed logic for reads/writes to nextlevel vs reads/writes from CPU