added verilog 100 examples

finish in 15 days