-> SIMD load store queue which is now integrated with cache and has several bug fixes. LSU was tested with simple coalsced and uncoalsced vector sum benchmarks. -> Cleaned up lot of code in cache, checked to make sure most of the cache is now fully parametrized. Also cleaned mem wrapepr code. Parametrizing of shared_cache.v left