added latest Verilog homework

- simulations of a gated D latch with various rise and fall delays
- writeup comparing these delays and their effects... which may or may
not include a substantial portion of BS (sorry!)