dts:parallella: Proper input clock frequency and correct ethernet phy address
ethernet: xilinx_emacps: removed temporarily change of slcr gem0 clocks
revert commit: 0b14816f68f0f32b8c20c87f85479c8bd4c96b57 serial: xilinx_uartps: omit setting baudrate.