Personal Project: Use of regular expressions with Verilog modules.