Added Xilinx Verilog code