Renamed PLLAddrData AddrData
Disable FPGA::read / write methods
Switched APS / APSRack to use EthernetControl read / write methods
Added logic for VXCO
Added additional registers to DummyAPS model
Enabled remainder of test