fully functional CPU that implements the MIPS-lite instruction set with 2-state pipeline. Designed in logisim