chisel: Update Verilog test bench.