Support opcodes with variable operand registers.