Added OutPort::writeAfter, which is a more convenient way to send a message through an output port after an additional latency.
CycleLevelDRAM now uses writeAfter rather than an internal intermediate port.
Added SimpleDRAM, a simplified DRAM controller and memory model, useful primarily for benchmarking against other languages.