Working on verilog system for lab4