fpga: Improve drain-loop performance