Commit all FPGA progress 15/11
Completed 5ms time bin counter (non saved counts, only continuously changing)
Same as previous commit but with added comments
FPGA Projects 26/11
Verilog code 11/12. UART module ineffective