Initial code.
Add convert function to convert code to Verilog. (Not really Verilog yet.)
Try internal approach.
A demo program.
Merge branch 'develop-internal-approach'