Added support for Verilog syntax highlighting

Added verilog.json for Verilog syntax highlighting