Updated project to operate from Block RAM in a single cycle mode. Results in an implementation operating at 58.9824 MHz, or equivalent to 117.9648 MHz with a two cycle core.