adc: Use PLL1 as SSP0 clock source

Apparently this isn't the default hence the slow SSP0 clock.
dac: Redundantly use PLL1 as SSP1 clock

libopencm3's ssp code currently does this already but it probably
shouldn't