DMA allocation must be burst aligned

Currently the DMA engine in the PL is configured to use a bus width of
32 bits (4 bytes) at a burst value of 16.