Generate testbench for your verilog module.