Design meets timing with SRAM simplified to a single block.
Next steps:
  - reconfigure SRAM and registers at 2x clock speed
  - reconfigure HW registers read system at 2x clock speed