LED on if FPGA DCM is locked
Fixed V_V25/V_V33 in testbench and reformatted it
Fighting instability of FSM in CPLD by registering all inputs. Note:

This only fits into the VITEK CPLD if cpldfit is called with '-inputs
20' and '-pterms 40' (maybe other values are better)