project runs on FPGA but signalgenerator is not correct