Implementation of a dual core adder based PUF on FPGA. To be submitted for the Design Automation Conference' 14