fixed some bugs in chip spec
changed convergence strategy

changed convergence strategy for traps of general dimensions
fixed macrowire geometry
added B_dir plots