L1I and L1D cache hit/miss performance counter signals were swapped.
Add L1I/D load collision statistics (when a load occurs and one is already pending)