This is an implementation of hardware end of SIRC on a Xilinx virtex 5 XUPV5 device