Verilog in Python