A tool to map single fan-out combinational circuits onto a given standard cell library (logic gates).