XXX: Remove previous lab VHDL files
git: Ignore synthesis files
XXX: update top_level with black box solutions
rc/ssg: Always set ka (no latch)
rc/ssg: Add index sigal
rc: Separate ssg testbench into separate source file