adasd
aadasD
see HEREHEREHERE in tpZ3Gen.ml
asdasd
ok, forked Z3 bits into smtZ3
now populate the SMTSOLVER sig in proverArch.ml
see proverArch for overapproximation of SMT sig
asdasD
asdasd
remove theory bits from tpGen
have we isolated Z3
removing old z3 files
asdasd
time to test refactored fixpoint
asdasd
refactoring works. next: smtLIB.ml
temp checkin
finish implementation of smtLIB2.ml
shoved more things into tpGen
more fiddling with Z3, rerun tests at this commit