Modify PLL to not oscilate clock if not locked.  i
Helps debug if parent clock is not set up to deliver a steady dividable clock signal.