cores: adv_debug_sys: For X to zero during sim in crc module

Signed-off-by: Franck Jullien <franck.jullien@gmail.com>