Add method to convert Verilog-format integer strings to an integer value
Add VHDL package generation to the computer compiler