Changed spi0_registers::clk_divisor_min back to 2U after verifying with an oscilloscope CLK CDIV values 0 and 1 both produce a minimum SCLK frequency value (i.e. effecively bot 0 and 1 represent the max. clock divider value of 65536)
Tidied up and extended  SPI0 SCLK interactive test