We have a CLS define now, the L1 cache line size. Is this by any chance the Tilera CLS? If so, we might want to try just using the CLS here, might be beneficial on x86 as well.