16KB RAM wide SRAM that meets timing constraints at synthesis stage