fhdl/verilog: insert reset before listing signals