arria2: logic lock flash + gxb

Lock the clk_ref->clk_tx transition as in arria5.
Unlike arria5, these clocks are precisely aligned,
so using negative edge transfer suffices; no PLL needed.