adder implementation option extended to bus_sub
resource saving

Many blocks instantiated delays as cores, leading to more slice
use than necessary. Many delays converted to use behavioral HDL
leading to reasonable logic saving ~1/8 for medium sized FFT.