Verilog Exercises for University