A tool for converting VHDL designs into High-Level Decision Diagrams (HLDD) hardware representation and for running HLDD-based verification engines developed at Tallinn University of Technology.